drm/amdgpu: fix mmhub register base coding error

From Yang Wang
51c107f91bf1d49fdd1538e46770e6f146f40267 in linux-6.1.y/6.1.4
347fafe0eb46df941965c355c77ce480e4d49f1f in mainline linux

diff --git a/sys/dev/pci/drm/amd/amdgpu/mmhub_v2_0.c b/sys/dev/pci/drm/amd/amdgpu/mmhub_v2_0.c
index 998b5d1..0e664d0 100644 (file)
--- a/sys/dev/pci/drm/amd/amdgpu/mmhub_v2_0.c
+++ b/sys/dev/pci/drm/amd/amdgpu/mmhub_v2_0.c
@@ -319,7 +319,7 @@ static void mmhub_v2_0_init_cache_regs(struct amdgpu_device *adev)
 
        tmp = mmMMVM_L2_CNTL5_DEFAULT;
        tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL5, L2_CACHE_SMALLK_FRAGMENT_SIZE, 0);
-       WREG32_SOC15(GC, 0, mmMMVM_L2_CNTL5, tmp);
+       WREG32_SOC15(MMHUB, 0, mmMMVM_L2_CNTL5, tmp);
 }
 
 static void mmhub_v2_0_enable_system_domain(struct amdgpu_device *adev)

diff --git a/sys/dev/pci/drm/amd/amdgpu/mmhub_v2_3.c b/sys/dev/pci/drm/amd/amdgpu/mmhub_v2_3.c
index 1b027d0..4638ea7 100644 (file)
--- a/sys/dev/pci/drm/amd/amdgpu/mmhub_v2_3.c
+++ b/sys/dev/pci/drm/amd/amdgpu/mmhub_v2_3.c
@@ -243,7 +243,7 @@ static void mmhub_v2_3_init_cache_regs(struct amdgpu_device *adev)
 
        tmp = mmMMVM_L2_CNTL5_DEFAULT;
        tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL5, L2_CACHE_SMALLK_FRAGMENT_SIZE, 0);
-       WREG32_SOC15(GC, 0, mmMMVM_L2_CNTL5, tmp);
+       WREG32_SOC15(MMHUB, 0, mmMMVM_L2_CNTL5, tmp);
 }
 
 static void mmhub_v2_3_enable_system_domain(struct amdgpu_device *adev)

diff --git a/sys/dev/pci/drm/amd/amdgpu/mmhub_v3_0.c b/sys/dev/pci/drm/amd/amdgpu/mmhub_v3_0.c
index a1d26c4..16cc822 100644 (file)
--- a/sys/dev/pci/drm/amd/amdgpu/mmhub_v3_0.c
+++ b/sys/dev/pci/drm/amd/amdgpu/mmhub_v3_0.c
@@ -275,7 +275,7 @@ static void mmhub_v3_0_init_cache_regs(struct amdgpu_device *adev)
 
        tmp = regMMVM_L2_CNTL5_DEFAULT;
        tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL5, L2_CACHE_SMALLK_FRAGMENT_SIZE, 0);
-       WREG32_SOC15(GC, 0, regMMVM_L2_CNTL5, tmp);
+       WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL5, tmp);
 }
 
 static void mmhub_v3_0_enable_system_domain(struct amdgpu_device *adev)

diff --git a/sys/dev/pci/drm/amd/amdgpu/mmhub_v3_0_1.c b/sys/dev/pci/drm/amd/amdgpu/mmhub_v3_0_1.c
index e8058ed..6bdf2ef 100644 (file)
--- a/sys/dev/pci/drm/amd/amdgpu/mmhub_v3_0_1.c
+++ b/sys/dev/pci/drm/amd/amdgpu/mmhub_v3_0_1.c
@@ -269,7 +269,7 @@ static void mmhub_v3_0_1_init_cache_regs(struct amdgpu_device *adev)
 
        tmp = regMMVM_L2_CNTL5_DEFAULT;
        tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL5, L2_CACHE_SMALLK_FRAGMENT_SIZE, 0);
-       WREG32_SOC15(GC, 0, regMMVM_L2_CNTL5, tmp);
+       WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL5, tmp);
 }
 
 static void mmhub_v3_0_1_enable_system_domain(struct amdgpu_device *adev)

diff --git a/sys/dev/pci/drm/amd/amdgpu/mmhub_v3_0_2.c b/sys/dev/pci/drm/amd/amdgpu/mmhub_v3_0_2.c
index 770be0a..45465ac 100644 (file)
--- a/sys/dev/pci/drm/amd/amdgpu/mmhub_v3_0_2.c
+++ b/sys/dev/pci/drm/amd/amdgpu/mmhub_v3_0_2.c
@@ -268,7 +268,7 @@ static void mmhub_v3_0_2_init_cache_regs(struct amdgpu_device *adev)
 
        tmp = regMMVM_L2_CNTL5_DEFAULT;
        tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL5, L2_CACHE_SMALLK_FRAGMENT_SIZE, 0);
-       WREG32_SOC15(GC, 0, regMMVM_L2_CNTL5, tmp);
+       WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL5, tmp);
 }
 
 static void mmhub_v3_0_2_enable_system_domain(struct amdgpu_device *adev)